1.0 Purpose
===========

This document provides topological layout rules to generate masks for 0.18µm **1.8V/6V CMOS** and
**1.8V/6V/30V/35V LDMOS dual-gate high voltage process in GLOBALFOUNDRIES.**