Sign in
foss-eda-tools
/
efabless
/
designs
/
strive6
RISC-V SoC created using sky130_fd_sc_hd, OpenRAM dual port SRAM block and DFT support, containing PicoRv32 + DPLL + management SPI + 1 kbytes memory.
Clone this repo:
Empty Repository
This repository is empty. Push to it to show branches and history.