RISC-V SoC created using OSU standard cells and OpenRAM dual port SRAM block, containing PicoRv32 + DPLL + management SPI + 1 kbytes memory.

Empty Repository

This repository is empty. Push to it to show branches and history.