Google Git
Sign in
foss-eda-tools / efabless / designs / strive / a3d1b90c741176485e602d1cfe97529df397e785 / . / verilog / rtl
tree: deff287905a0a8935f4e993458720555c98fa976 [path history] [tgz]
  1. digital_pll.v
  2. digital_pll_controller.v
  3. lvlshiftdown.v
  4. picorv32.v
  5. ring_osc2x13.v
  6. simpleuart.v
  7. spi_slave.v
  8. spiflash.v
  9. spimemio.v
  10. striVe.v
  11. striVe_clkrst.v
  12. striVe_nopwr_nocorner.v
  13. striVe_soc.v
  14. striVe_spi.v
Powered by Gitiles| Privacy| Termstxt json